

FIG. 1 (PRIOR ART)




FIG. 2 (PRIOR ART)

300 ↗




FIG. 3 (PRIOR ART)

FIG. 4

400




FIG. 4

500 ↘

502 ↘




FIG. 5

12-Bit Control Header

602

A/D Mode

4-Bit Pattern Length	2-Bit Sample Rate	2-Bit Spare	Loop Back	Hybrid	2-BIT Input SELECT
----------------------	-------------------	-------------	-----------	--------	--------------------

604 606 608 610 612 614

6027

A/D Mode

4-Bit Pattern Length

2-Bit Sample Rate

2-Bit Spare

Loop
Back

Hybrid

2- 8IT Input
SELECT

604 \uparrow

606

603A

6103

612

6149

FIG. 6




FIG. 7




FIG. 8

FIG. 9 is a flowchart illustrating a process for testing a DSL line via an AFE using test patterns.




FIG. 9




FIG. 10